

TS5070 TS5071

PROGRAMMABLE CODEC/FILTER COMBO 2ND GENERATION

- **COMPLETE CODEC AND FILTER SYSTEM** INCLUDING :
	- TRANSMIT AND RECEIVE PCM CHANNEL
	- μ -LAW OR A-LAW COMPANDING CODER AND DECODER
	- RECEIVE POWER AMPLIFIER DRIVES 300 Ω
	- 4.096 MHz SERIAL PCM DATA (max)
- **PROGRAMMABLE FUNCTIONS:**
	- TRANSMIT GAIN : 25.4 dB RANGE, 0.1 dB **STEPS**
	- RECEIVE GAIN : 25.4 dB RANGE, 0.1 dB **STEPS**
	- HYBRID BALANCE CANCELLATION FIL-TER
	- TIME-SLOT ASSIGNMENT: UP TO 64 SLOTS/FRAME
	- 2 PORT ASSIGNMENT (TS5070)
	- 6 INTERFACE LATCHES (TS5070)
	- A OR µ-LAW
	- ANALOG LOOPBACK
	- DIGITAL LOOPBACK
- DIRECT INTERFACE TO SOLID-STATE \blacksquare SLICs
- **SIMPLIFIES TRANSFORMER SLIC, SINGLE** WINDING SECONDARY
- STANDARD SERIAL CONTROL INTERFACE
- 80 mW OPERATING POWER (typ)
- 1.5mW STANDBY POWER (typ)
- MEETS OR EXCEEDS ALL CCITT AND \blacksquare LSSGR SPECIFICATIONS
- TTL AND CMOS COMPATIBLE DIGITAL IN-**TERFACES**

DESCRIPTION

The TS5070 series are the second generationcombined PCM CODEC and Filter devices optimized for digital switching applications on subscriber and trunk line cards.

Using advanced switched capacitor techniques the TS5070 and TS5071 combine transmit bandpass and receive lowpass channel filters with a companding PCM encoder and decoder. The devices are A-law and µ-law selectable and employ a conventional serial PCM interface capable of being clocked up to 4.096 MHz. A number of programmable functions may be controlledvia a serial control port.

Channel gains are programmable over a 25.4 dB range in each direction, and a programmable filter is included to enable Hybrid Balancing to be adjusted to suit a wide range of loop impedance conditions.

Both transformer and active SLIC interface circuits with real or complex termination impedances can be balanced by this filter, with cancellation in excess of 30 dB being readily achievable when measured across the passband against standard test termination networks.

To enable COMBO IIG to interface to the SLIC control leads, a number of programmable latches are included ; each may be configured as either an input or an output. The TS5070 provides 6 latches and the TS5071 5 latches.

BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS

PIN CONNECTIONS

POWER SUPPLY, CLOCK

TRANSMIT SECTION

RECEIVE SECTION

INTERFACE, CONTROL, RESET

FUNCTIONAL DESCRIPTION

POWER-ON INITIALIZATION

When power is first applied, power-on reset circuitry initializes COMBO IIG and puts it into the power-down state. The gain control registers for the transmit and receive gain sections are programmed for no output, the hybrid balance circuit is turned off, the power amp is disabled and the device is in the non-delayed timing mode. The Latch Direction Register (LDR) is pre-set with all IL pins programmed as inputs, placing the SLIC interface pins in a high impedance state. The CI/O pin is set as an input ready for the first control byte of the initialization sequence. Other initial states in the Control Register are indicated in Table 2.

A reset to these same initial conditions may also be forced by driving the MR pin momentarily high. This may be done either when powered-upor down. For normal operation this pin must be pulled low. If not used, MR should be hard-wired to ground.

The desired modes for all programmable functions may be initialized via the control port prior to a Power-up command.

POWER-DOWN STATE

Following a period of activity in the powered-up state the power-down state may be re-entered by writing any of the control instructions into the serial control port with the "P" bit set to "1" It is recommended that the chip be powered down before writing any additional instructions. In the power-down state, all non-essential circuitry is de-activated and the $D_{\rm X}0$ and $D_{\rm X}1$ outputs are in the high impedance TRI-STATE condition.

The coefficients storedin the Hybrid Balance circuit and the Gain Control registers, the data in the LDR and ILR, and all control bits remain unchanged in the power-down state unless changed by writing new data via the serial control port, which remains operational. The outputs of the Interface Latches also remain active, maintaining the ability to monitor and control a SLIC.

TRANSMIT FILTER AND ENCODER

The Transmit section input, $VFxI$, is a high impedance summing input which is used as the differencing point for the internal hybrid balance cancellation signal. No external components are needed to set the gain. Following this circuit is a programmable gain/attenuationamplifier which is controlled by the contents of the Transmit Gain Register (see Programmable Functions section). An active prefilter then precedes the 3rd order high-pass and 5th order low-pass switched capacitor filters. The A/D converterhas a compressingcharacteristicaccording to the standard CCITT A or μ 255 coding laws, which must be selected by a control instruction during initialization (see table 1 and 2). A precision onchip voltage reference ensuresaccurate and highly stable transmission levels. Any offset voltage arising in the gain-set amplifier, the filters or the comparator is cancelled by an internal auto-zero circuit.

Each encode cycle begins immediately following the assigned Transmit time-slot. The total signal delay referenced to the start of the time-slot is approximately 165 µs (due to the Transmit Filter) plus 125 µs (due to encoding delay), which totals 290 μ s. Data is shifted out on D_X0 or D_X1 during the selected time slot on eight rising edges of BCLK.

DECODER AND RECEIVE FILTER

PCM data is shifted into the Decoder's Receive PCM Register via the D_R 0 or D_R 1 pinduring the selected time-slot on the 8 falling edges of BCLK. The Decoder consists of an expanding DAC with either A or µ255 law decoding characteristic, which is selected by the same control instruction used to select the Encode law during initialization. Following the Decoder is a 5th order low-pass switched capacitor filter with integral Sin x/x correction for the 8 kHz sample and hold. A programmable gain amplifier, which must be set by writing to the Receive Gain

Register, isincluded,and finallya Post-Filter/Power Amplifier capable of driving a 300 Ω load to \pm 3.5 V, a 600 Ω load to \pm 3.8 V or 15 k Ω load to \pm 4.0 V at peak overload.

A decode cycle begins immediately after each receive time-slot, and 10 µs later the Decoder DAC output is updated. The total signal delay is 10 µs plus 120 μ s (filter delay) plus 62.5 μ s (1/2 frame) which gives approximately 190 μ s.

PCM INTERFACE

The FS_X and FS_R frame sync inputs determine the beginning of the 8-bit transmit and receive timeslots respectively. They may have any duration from a single cycle of BCLK to one MCLK period LOW. Two different relationships may be established betweenthe framesync inputs andthe actual time-slots on the PCM busses by setting bit 3 in the Control Register (see table 2). Non delayed data mode is similar to long-frame timing on the ETC5050/60 series of devices : time-slots being nominally coincident with the rising edge of the appropriate FS input. The alternative is to use Delayed Data mode which is similar to short-frame sync timing, in which each FS input must be high at least a half-cycle of BCLK earlier than the timeslot.

The Time-Slot Assignment circuit on the device can only be used with Delayed Data timing. When using Time-Slot Assignment, the beginning of the first time-slot in a frame is identified by the appropriate FS input. The actualtransmit andreceive time-slots are then determined by the internal Time-Slot Assignment counters. Transmit and Receive frames and time-slots may be skewed from each other by any number of BCLK cycles.

During each assigned transmit time-slot, the selected $Dx0/1$ output shifts data out from the PCM register on the rising edges of BCLK. TS_x0 (or TS x 1 as appropriate) also pulls low for the first 7 1/2 bit times of the time-slot to control the TRI-STATE Enable of a backplane line driver. Serial PCM data is shifted into the selected D_R 0/1 input during each assigned Receive time slot on the falling edges of BCLK. $D \times 0$ or $D \times 1$ and $D \times 0$ or D_R1 are selectable on the TS5070 only.

SERIAL CONTROL PORT

Control information and data are written into or readback from COMBO IIG via the serial control port consistingof the controlclock CCLK ; the serial data input/output CI/O (or separate input CI, and output CO on the TS5070 only); and the Chip Select input CS. All control instructions require 2 bytes, as listed in table 1, with the exception of a single byte power-up/down command. The byte 1 bits are used as follows: bit 7 specifies power-up or power-down; bits 6, 5, 4 and 3 specify the register address; bit 2 specifies whether the instructions is read or write; bit 1 specifies a one or two byte in-

struction; and bit 0 is not used. To shift control data into COMBO IIG, CCLK must be pulsed high 8 times while CS is low. Data on the CI or CI/O input is shifted into the serial input register on the falling edge of each CCLK pulse. After all data is shifted in, the contents of the input shift register are decoded, and may indicate that a 2nd byte of control data will follow. This second byte may either be defined by a second byte-wide CS pulse or may follow the first continuously, i.e. it is not mandatory for CS to return high in between the first and second control bytes. On the falling edge of the $8th$ CCLK clock pulse in the 2nd control byte the data is loaded into the appropriateprogrammable register. CS may remain low continuously when programming succes-

sive registers, if desired. However $\overline{\text{CS}}$ should be set high when no data transfers are in progress.

To readbackinterface Latch data or status information from COMBO IIG, the first byte of the appropriate instruction is strobed in during the first $\overline{\text{CS}}$ pulse, as defined in table 1. CS must then be taken low for a further 8 CCLK cycles, during which the data is shifted onto the CO or CI/O pin on the rising edges of CCLK. When CS is high the CO or CI/O pin is in the high-impedanceTRI-STATE, enablingthe CI/O pins of many devices to be multiplexed together. Thus, to summarize, 2-byte READ and WRITE instructions may use either two 8-bit wide CS pulses or a single 16-bit wide $\overline{\text{CS}}$ pulse.

Notes: 1. Bit 7 of bytes 1 and 2 is always the first bit clocked into or out of the CI, CO or CI/CO pin. 2. "P" is the power-up/down control bit, see "Power-up" section ("0" = Power Up "1" = Power Down).

PROGRAMMABLE FUNCTIONS

POWER-UP/DOWN CONTROL

Following power-on initialization, power-up and power-down control may be accomplished by writing any of the control instructions listed in table 1 into COMBO IIG with the "P" bit set to "0" for power-up or "1" for power-down. Normally it is recommended that all programmable functions be initially programmed while the device is powered down. Power state control can then be included with the last programming instruction or the sepa-

rate single-byte instruction. Any of the programmable registers may also be modified while the device is powered-up or down be setting the "P" bit as indicated. When the power up or down control is entered as a single byte instruction, bit one (1) must be set to a 0.

When a power-up command is given, all de-activated circuits are activated, but the TRI-STATE PCM output(s), $D \times 0$ (and $D \times 1$), will remain in the high impedance state until the second FS_X pulse after power-up.

CONTROL REGISTER INSTRUCTION

The first byte of a READ or WRITE instruction to the Control Register is as shown in table 1. The second byte functions are detailed in table 2.

MASTER CLOCK FREQUENCY SELECTION

A Master clock must be provided to COMBO IIG for operation of the filter and coding/decoding functions. The MCLK frequency must be either 512 kHz, 1.536 MHz, 1.544 MHz, 2.048 MHz, or 4.096 MHz and must be synchronous with BCLK. Bits F1 and F0 (see table 2) must be set during initialization to select the correct internal divider.

CODING LAW SELECTION

Bits "MA" and "IA" in table 2 permit the selection of µ255 coding or A-law coding with or without even-bit inversion.

ANALOG LOOPBACK

Analog Loopback mode is entered by setting the "AL" and "DL" bits in the Control Register as shown in table 2. In the analog loopback mode, the Transmit input VF_{XI} is isolated from the input pin and internally connected to the VF_RO output, forming a loop from the Receive PCM Register back to the Transmit PCM Register. The VF_RO pin remains active, and the programmed settings of the Transmit and Receive gains remain unchanged, thus care must be taken to ensure that overload levels are not exceededanywhere in the loop.

Hybrid balancing must be disabled for meaning ful analog loopback Function.

DIGITAL LOOPBACK

Digital Loopback mode is entered by setting the "DL" bit in the Control Register as shown in table 2.

Table 2: Control Register Byte 2 Functions

(*) State at power-on initialization (bit $4 = 0$)

Table 3: Coding Law Conventions.

Note: The MSB is always the first PCM bit shifted in or out of COMBO IIG.

This mode provides another stage of path verification by enabling data written into the Receive PCM Register to be read back from that register in any Transmit time-slot at D_x 0 or D_x 1.

For Analog Loopback as well as for Digital Loopback PCM decoding continues and analog output appears at VF_RO . The output can be disabled by pro gramming "No Output" in the Receive Gain Register (see table 8).

INTERFACE LATCH DIRECTIONS

Immediately following power-on, all Interface Latches assume they are inputs, and therefore all IL pins are in a high impedance state. Each IL pin may be individually programmed as a logic input or output by writing the appropriate instruction to the LDR, see table 1 and 4. Bits L_5-L_0 must be set by writing the specific instruction to the LDR with the L bits in the second byte set as specified in table 4. Unused interface latches should be programmed as outputs. For the TS5071, L5 should always be programmed as an output.

Table 4: Byte 2 Function of Latch Direction Register

(*) State at power-on initilization.

Note: L5 should be programmed as an output for the TS5071.

Table 6: Byte 2 of Time-slot and Port Assignment Instructions

INTERFACE LATCH STATES

Interface Latches configured as outputs assume the state determined by the appropriate data bit in the 2-byte instruction written to the Latch Content Register (ILR) as shown in tables 1 and 5. Latches configured as inputs will sense the state applied by an external source, such as the Off-Hook detect output of a SLIC. All bits of the ILR, i.e. sensed inputs and the programmed state of outputs, can be read back in the 2nd byte of a READ from the ILR. It is recommended that, during initialization, the state of IL pins to be configured as outputs should first be programmed, followed immediately by the Latch Direction Register.

Table 5: InterfaceLatch Data Bit Order

TIME-SLOT ASSIGNMENT

COMBO IIG can operate in either fixed time-slot or time-slot assignment mode for selecting the Transmit and Receive PCM time-slots. Following poweron, the device is automaticallyin Non-Delayed Timing mode, in which the time-slot always begins with the leading (rising) edge of frame sync inputs FS_X and FS_R. Time-Slot Assignment may only be used with Delayed Data timing : see figure 6. FS_X and FS_R may have any phase relationship with each other in BCLK period increments.

Notes:

2. T5 is the MSB of the time-slot assignment.

(*) State at power-on initialization

^{1.} The "PS" bit MUST always be set to 0 for the TS5071.

Alternatively, the internal time-slot assignment counters and comparators can be used to access any time-slot in a frame, using the frame sync inputs as marker pulses for the beginning of transmit and receive time-slot 0. In this mode, a frame may consist of up to 64 time-slots of 8 bits each. A time-slot is assigned by a 2-byte instruction as shown in table 1 and 6. The last 6 bits of the second byte indicate the selected time-slot from 0-63 using straight binary notation. A new assignment becomes active on the second frame following the end of the Chip Select for the second control byte. The "EN" bit allows the PCM inputs D_R 0/1 or outputs D_X 0/1 as appropriate, to be enabled or disabled.

Time-Slot Assignment mode requires that the FS_X and FS_R pulses must conform to the delayed timing format shown in figure 6.

PORT SELECTION

On the TS5070 only, an additional capability is available : 2 Transmit serial PCM ports, $D_{\chi}0$ and $D_{X}1$, and 2 receive serial PCM ports, $D_{R}0$ and $D_{R}1$, are provided to enable two-way space switching to be implemented. Port selections for transmit and receive are made within the appropriate time-slot

Table 7: Byte 2 of Transmit Gain Instructions.

assignment instruction using the "PS" bit in the second byte.

On the TS5071, only ports D_x 0 and D_R 0 are available, therefore the "PS" bit MUST always be set to 0 for these devices.

Table 6 shows the format for the second byte of both transmit and receive time-slot and port assignment instructions.

TRANSMIT GAIN INSTRUCTION BYTE 2

The transmit gain can be programmed in 0.1 dB steps by writing to the Transmit Gain Register as defined in tables 1 and 7. This corresponds to a range of 0 dBm0 levels at VF_XI between 1.619 Vrms and 0.087 Vrms (equivalent to + 6.4 dBm to – 19.0 dBm in 600 Ω).

To calculate the binary code for byte 2 of this instruction for any desired input 0 dBm0 level in Vrms, take the nearest integer to the decimal number given by :

200 X $log_{10} (V/\sqrt{6}) + 191$

and convert to the binary equivalent. Some examples are given in table 7.

(*) State at power initialization

RECEIVE GAIN INSTRUCTION BYTE 2

The receive gain can be programmed in 0.1 dB steps by writingto the Receive Gain Register as defined in table 1 and 8. Note the following restriction on output drive capability :

a) 0 dBm0 levels \leq 8.1dBm at VFRO may be driven into a load of $≥ 15$ kΩ to GND,

b) 0 dBm0 levels \leq 7.6dBm at VF_RO may be driven into a load of $\geq 600 \Omega$ to GND,

c) 0 dBm levels ≤ 6.9 dBm at VF_RO may be driven

into a load of \geq 300 Ω to GND.

To calculate the binary code for byte 2 of this instruction for any desired output 0 dBm0 level in Vrms, take the nearest integer to the decimal number given by :

200 X log_{10} (V $\sqrt{6}$) + 174

and convert to the binary equivalent. Some examples are given in table 8.

Table 8: Byte 2 of Receive Gain Instructions.

Notes:

1. Maximum level into 300Ω ; 2. Maximum level into 600Ω; 3.RL ≥15KΩ (*) State at power on initialization

HYBRID BALANCE FILTER

The Hybrid Balance Filter on COMBO IIG is a programmable filter consisting of a second-order Bi-Quad section, Hybal1, followed by a first-order section, Hybal2, and a programmable attenuator. Either of the filter sections can be bypassed if only one is required to achieve good cancellation. A selectable 180 degree inverting stage is included to compensate for interface circuits which also invert the transmit input relative to the receive output signal. The Bi-Quad is intended mainly to balance low frequency signals across a transformer SLIC, and the first order section to balance midrange to higher audio frequency signals. The attenuator can be programmed to compensate for VF_RO to VF_XI echos in the range of -2.5 to -8.5 dB.

As a Bi-Quad, Hybal1 has a pair of low frequency zeroes and a pair of complex conjugate poles. When configuring the Bi-Quad, matching the phase of the hybrid at low to midband frequencies is most critical. Once the echo path is correctly balancedin phase, the magnitude of the cancellation signal can be corrected by the programmable

attenuator.

The Bi-Quad mode of Hybal1 is most suitable for balancing interfaces with transformers having high inductance of 1.5 Henries or more. An alternative configuration for smaller transformers is available by converting Hybal1 to a simple first-order section with a single real low frequencypole and 0 Hz zero. In this mode, the pole/zero frequency may be programmed.

Many line interfaces can be adequately balanced by use of the Hybal1 section only, in which case the Hybal2 filter should be de-selected to bypass it.

Hybal2, the higher frequency first-order section, is provided for balancing an electronic SLIC, and is also helpful with a transformer SLIC in providing additional phase correction for mid and high-band frequencies, typically 1 kHz to 3.4 kHz. Such a correction is particularly useful if the test balance impedance includes a capacitor of 100 nF or less, such as the loaded and non-loaded loop test networks in the United States. Independent placement of the pole and zero location is provided.

Table 9: Hybrid Balance Register 1 Byte 2 Instruction.

(*) State at power on initialization

Setting = Please refer to software TS5077 2

Figure 1 shows a simplified diagram of the local echo path for a typical application with a transformer interface. The magnitude and phase of the local echo signal, measured at $VFxI$, are a function of the termination impedance Z_T , the line transformer and the impedance of the 2 W loop, Z_L . If the impedance reflected back into the transformer primary is expressed as Z_L ' then the echo path transfer function from $VFRO$ to $VFRI$ is :

$$
H(W) = Z_{L}^{\prime} / (Z_{T} + Z_{L}^{\prime})
$$
 (1)

PROGRAMMING THE FILTER

On initial power-up the Hybrid Balance filter is disabled. Before the hybrid balance filter can be programmed it is necessary to design the transformer and terminationimpedance in order tomeet system 2 W input return loss specifications, which are normally measured against a fixed test impedance (600 or 900 Ω in most countries). Only then can the echo path be modeled and the hybrid balance filter programmed. Hybrid balancing is also measured against a fixed test impedance, specified by each national Telecom administration to provide adequate control of talker and listener echo over the majority of their network connections. This test impedance is ZL in figure 1. The echo signal and the degree of transhybrid loss obtained by the programmable filter must be measured from the PCM digital input D_R , to the PCM digital output D_X , eitherbydigital test signal analysisor by conversion back to analog by a PCM CODEC/Filter.

Three registers must be programmed in COMBO IIG to fully configure the Hybrid Balance Filter as follows :

Register 1: select/de-select Hybrid Balance Filter; invert/non-invert cancellation signal; select/de-select Hybal2 filter section; attenuatorsetting.

Register2: select/de-select Hybal1 filter; set Hybal1 to Bi-Quad or 1st order; program pole and zero frequency.

Table 10: Hybrid Balance Register 2 Byte 2 instructions

Register 3 : program pole frequencyin Hybal2 filter; programzero frequencyin Hybal2 filter; settings = Please refer to software TS5077-2.

Standard filter design techniques may be used to model the echo path (see equation (1)) and design a matching hybridbalance filter configuration.Alternatively, the frequency response of the echo path can be measured and the hybrid balance filter programmed to replicate it.

An Hybrid Balance filter design guide and software optimization program are available under license from SGS-THOMSON Microelectronics (order TS5077-2).

APPLICATION INFORMATION

Figure 2 shows a typical application of the TS5070 together with a transformer SLIC.

The design of the transformer is greatly simplified due to the on-chip hybrid balance cancellation filter. Only one single secondary winding is required(see application note AN.091 - Designing a subscriber line card module using the TS5070/COMBOIIG). Figures 3 and 4 show an arrangement with SGS-Thomson monolithic SLICS.

POWER SUPPLIES

While the pins of the TS5070 and TS5071/COMBO IIG devices are well protected against electrical misuse, it is recommended that the standard CMOS practice of applying GND to the device beforeanyother connectionsare made shouldalways be followed. In applications where the printed circuit card may be plugged into a hot socket with power and clocks already present, an extra long ground $pin on the connector should be used and a Schottky$ diode connected between V_{SS} and GND. To minimize noise sources all ground connections to each device should meet at a common point as close as possible to the GND pin in order to prevent the interaction of ground return currents flowing through a common bus impedance. Power supply decoupling capacitors of 0.1μ F should be connected from this common device ground point to V_{CC} and Vss as close to the device pins as possible. V_{CC} and V_{SS} should also be decoupledwith low effective series resis-tance capacitors of at least $10 \mu F$ located near the card edge connector.

 $\sqrt{2}$

Figure 4: Interface with L3092 + L3000 Silicon SLIC.

ELECTRICAL OPERATING CHARACTERISTICS

Unless otherwise noted, limits in **BOLD** characters are guaranteed for V_{CC} = + 5 V \pm 5 % ; V_{SS} = -5 V \pm 5%. T_A = 0 °C to 70 °C by correlation with 100%

electrical testing at T_A = 25 °C. All other limits are assured by correlation with other production tests and/or product design and characterisation. All signals referenced to GND. Typicals specified at V \rm_{CC} $_{=}$ + 5 V, V_{SS} = -5 V, T_A = 25 °C.

DIGITAL INTERFACE

ANALOG INTERFACE

ELECTRICAL OPERATING CHARACTERISTICS (continued) POWER DISSIPATION

TIMING SPECIFICATIONS

Unless otherwise noted, limits in BOLD characters are guaranteedfor V $_{\rm CC}$ = + 5 V \pm 5 %; V $_{\rm SS}$ = -5V \pm 5 %. $T_A = 0$ °C to 70 °C by correlation with 100 % electrical testing at $T_A = 25$ °C. All other limits are as-

sured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. Typicals specified at V $_{\rm CC}$ = + 5 V, V $_{\rm SS}$ = -5 V, T $_{\rm A}$ = 25 °C. All timing parameters are measured at V_{OH} = 2.0 V and V_{OL} = 0.7 V. See Definitions and Timing Conventions section for test methods information.

MASTER CLOCK TIMING

(*) MCLK period

TIMING SPECIFICATIONS (continued)

PCM INTERFACE TIMING

Figure 5: Non Delayed Data Timing (short frame mode)

Figure 6: Delayed Data Timing (short frame mode)

SERIAL CONTROL PORT TIMING

INTERFACE LATCH TIMING

MASTER RESET PIN

Figure 7: Control Port Timing

TRANSMISSION CHARACTERISTICS

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for V_{CC} = + 5 V \pm 5 %; V_{SS} = – 5 V \pm 5 %, T_A = 0 °C to 70 °C by correlation with 100 % electrical testing at T $_A$ = 25 °C (-40°C to 85°C for TS5070-X and TS5071-X).

 $f = 1031.25$ Hz, $VF_XI = 0$ dBm0, D_R0 or D_R1 = 0 dBm0PCM code, Hybrid Balance filter disabled. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GND. dBm levels are into 600 ohms. Typicals specified at V_{CC} = + 5 V, V_{SS} = -5 V, T_A = 25 °C.

AMPLITUDE RESPONSE

AMPLITUDE RESPONSE (continued)

AMPLITUDE RESPONSE (continued)

ENVELOPE DELAY DISTORTION WITH FREQUENCY

NOISE

DISTORTION

CROSSTALK

Notes:

1. Applies only to MCLK frequencies ≥ 1.536 MHz. At 512 kHz A 50:50 ± 2 % duty cycle must be used.

2. A multi-tone test technique is used (peak/rms ≤ 9.5 dB).

3. Measured by grounded input at VF_xI .

4. PPSRX, NPSRX and CTR-X are measured with $a - 50$ dBm0 activation signal applied to VF_xI.

A signal is Valid if it is above VIH or below VIL and invalid if it is between VIL and VIH. For the purpose of the specification the following conditions apply :

a) All input signals are defined as $V_{IL} = 0.4 V$, $V_{IH} = 2.7 V$, $t_R < 10$ ns, t_F 10 ns

b) t_R is measured from V_{IL} to V_{IH} , t_F is measured from V_{IH} to V_{IL}

c) Delay Times are measured from the input signal Valid to the clock input invalid

d) Setup Times are measured from the data input Valid to the clock input invalid

e) Hold Times are measured from the clock signal Valid to the data input invalid

f) Pulse widths are measured from V_{IL} to V_{IL} or from V_{IH} to V_{IH}

DEFINITIONS AND TIMING CONVENTIONS

DEFINITIONS

TIMING CONVENTIONS

For the purpose of this timing specifications the following conventions apply :

PLCC28 PACKAGE MECHANICAL DATA

DIP20 PACKAGE MECHANICAL DATA

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other ri tioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied.
SGS-THOMSON Microelectronics products are not authorized for use as critical co

1994 SGS-THOMSON Microelectronics - All RightsReserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

